Abstract-Compared with the conventional boosting PFC converter, the three-level boosting PFC converter has two cascaded switches and two cascaded capacitors across the dc-side voltage. Two capacitor voltages may be different due to their mismatched equivalent series resistance, their mismatched capacitance, and the mismatched conducting time of the corresponding switches. It follows that the controller needs to sense the capacitor voltages to balance both capacitor voltages. In this paper, the sensorless capacitor voltage balancing control (SCVBC) without sensing the capacitor voltages is proposed, and the total number of the feedback signals is saved. The proposed SCVBC is digitally implemented in an FPGA-based system. The provided simulated and experimental results also demonstrate the proposed SCVBC.
I. INTRODUCTION
T O REDUCE the power transmission loss and increase the system stability, more and more power-electronics products are forced to include the power factor correction (PFC) function [1] . Generally speaking, the PFC function includes shaping the ac-side current waveform and regulating the dc-side voltage. Due to the characteristics of the continuous current, the boost-derived PFC converters have been widely used to achieve the desired PFC function [2] .
For the conventional boost dc/dc converter, the single switch needs to withstand the dc output voltage when the single switch blocks. As shown in Fig. 1 , two cascaded switches and two cascaded capacitors are connected together in the three-level boosting dc/dc converter. When one of the switches conducts and the other blocks, the blocking switch needs to withstand only half dc output voltage if both capacitor voltages are balanced. If not balanced, one of the capacitor voltages may be larger than the breakdown voltage of the switch, which would contribute to make damage to the switch.
It is noted that the inductor voltage in the three-level boost dc/dc converter has three levels, which makes the three-level boosting dc/dc converter to have smaller inductor current ripple than the boost converter under the same switching frequency. Therefore, the three-level boost converters are often used in the high-voltage-ratio applications [3] , such as the fuel cell applications [4] , [5] and the grid-connected applications [6] - [8] .
In addition, the high-withstanding-voltage semiconductor switches often have higher cost and the larger drain-source resistances than the low-withstanding-voltage ones. Thus, the three-level boost converter has the additional advantages of the low switching loss and the high efficiency [9] .
The three-level boosting PFC converter was first proposed in [9] by connecting the diode rectifier to the three-level boosting dc/dc converter as shown in Fig. 1 [9] - [14] .
In [13] , the multiloop interleaved control combining the multiloop control and the interleaved PWM scheme was first proposed to control the three-level boosting PFC converter. As shown in Fig. 1 , the multiloop control includes the feedforward loop, the inner current loop, and the outer voltage loop.
The three single-phase three-level boosting PFC converter in Delta connection are used to achieve the three-phase PFC function with the ability of redundancy [14] .
However, the balance between two capacitor voltages should be noted. In practice, the mismatched capacitances and the mismatched equivalent series resistance (ESR) would result in the voltage imbalance. Therefore, the control of the three-level boosting converter needs to balance both capacitor voltages.
In the literature [7] , [8] , [11] , [12] , [15] , the voltage balancing control loop for three-level boosting converters can be found. In fact, the other voltage balancing control can be found in the controls of the half-bridge PFC converter [16] , [17] and the multilevel inverter [18] , [19] . All the methods need to sense capacitor voltages to detect the voltage imbalance and yield the desired voltage balancing function. The multiloop interleaved control with conventional capacitor voltage balancing control (CVBC) is also shown in Fig. 1 . One control signal is generated by the multiloop control, and the other control signal is yielded by CVBC with sensing the capacitor voltages. For the three-level boosting dc/dc converter, a voltage balancing control method with sensing only inductor current was first proposed in [20] .
In this paper, the concept in [20] is extended to the three-level boosting PFC application and the proposed controller is named the sensorless capacitor voltage balancing control (SCVBC). The voltage imbalance between two capacitor voltages is skillfully detected by sensing the inductor current. The detailed analysis and the design rule of the proportion-type voltage balance controller are also provided. It follows that sensing individual capacitor voltage is not required, and at least one voltage sensor is saved. The provided simulation and experimental results show the effectiveness of the proposed SCVBC.
II. THREE-LEVEL BOOSTING PFC CONVERTER
From Fig. 1 , the input ac voltage v s =V s sin(2πf t) is assumed to be a sinusoidal function with a peak amplitudeV s . Through the diode rectifier, the input voltage of the three-level boosting converter can be expressed with the rectified voltage |v s |. By assuming that the switching frequency f s is much larger than the line frequency f , the control signals v cont1 and v cont2 can be regarded as two constants within the switching period T s = 1/f s . In addition, the ideal inductor and the ideal capacitors are assumed. That is, the inductor resistance and the capacitor resistances are assumed to be zero.
In Fig. 1 , two triangular signals v tri1 and v tri2 are interleaved by 180
• . The conventional multiloop control generates the control signal v cont1 , and then, the gate signal GT 1 is generated from the comparison of the control signal v cont1 and the triangular signal v tri1 .
After sensing both capacitor voltages, the voltage imbalance is detected and the conventional CVBC generates the compensation signal Δv cont . Then, the other control signal v cont2 is obtained by adding the compensation signal Δv cont to the control signal v cont1 . The gate signal GT 2 is obtained from the comparison of the control signal v cont2 and the triangular signals v tri2 .
Due to the input inductor L and two diodes D 1 and D 2 in the three-level boosting PFC converter, both switches can be conducting at the same time without the concern of the shortcircuit damage. As plotted in Fig. 2 , there are four switching states in the three-level boosting PFC converter.
As shown in Fig. 2(a) , both switches turn ON in the switching state 1. Thus, the inductor voltage v L in the three-level 
In the switching state 2 in Fig 
Similarly, the resulting inductor voltage in Fig. 2 
(c) equals the rectified input voltage minus the top capacitor voltage
In the switching state 3, the top capacitor
When both switches turn OFF in Fig. 2(d) , the resulting inductor voltage equals the rectified input voltage minus the output
The rectified input voltage |v s | supplies the load current and charges both capacitors
All the capacitor currents in various switching states are tabulated in Table I .
The behavior of the three-level boosting converter can be divided into two cases as shown in Fig. 3 . In the case of 2 > v cont1 + v cont2 > 1, two switches may conduct at the same time within the switching period T s and there are switching state 1, state 2, and state 3.
In the other case of 1 > v cont1 + v cont2 > 0, only switching state 2, state 3, and state 4 exist. In the case of 2 > v cont1 + v cont2 > 1 in Fig. 3 (a), the conducting times of the switching state 2 and the switching state 3 are (1 − v cont2 )T s and (1 − v cont1 )T s , respectively. The remaining time for the switching state 1 is (v cont1 + v cont2 − 1)T s . Therefore, the average capacitor currents i C 1 T s and i C 2 T s within switching period T s can be obtained by
Similarly, for the other case of 1 > v cont1 + v cont2 > 0 in Fig. 3(b) , the conducting times of the switching state 2 and state 3 are v cont1 T s and v cont2 T s , respectively. The remaining time for the switching state 4 is (1 − v cont1 − v cont2 )T s . After calculations, it can be found that the average capacitor currents i C 1 T s and i C 2 T s have the same equations as (1) and (2). Thus, in both cases, the difference between two average capacitor currents is obtained from (1) and (2) 
It follows that the voltage imbalance
where
The equivalent voltage balancing loop with the conventional CVBC is plotted in Fig. 4 where the proportional controller (i.e., P controller) with the parameter K P is used. Thus, the closed-loop transfer function of the voltage imbalance Δv C (s) becomes
Because that (5) is a first-order response with zero steadystate error, the voltage imbalance would be well regulated to the zero voltage imbalance Δv * C = 0. Therefore, the design of the conventional CVBC with simple P controller is able to balance the capacitor voltages.
III. PROPOSED SENSORLESS CAPACITOR VOLTAGE BALANCING CONTROL
The multiloop interleaved control and the proposed SCVBC with the proposed sampling/hold strategy are shown in The average value current I L is input to the multiloop control to yield the desired PFC function and obtain the control signal v cont1 . The difference ΔI v C between two values I v C 1 and I v C 2 is calculated and the compensating signal Δv cont is obtained by the used P controller
Then, the other control signal v cont2 is generated by adding the compensating signal Δv cont to the control signal v cont1 Fig. 6 shows the proposed sampling/hold strategy with sensing the inductor current i L . The average value I L is obtained by sampling the inductor current i L at the peak of the triangular signal v tri1 = 1. When the triangular signal v tri1 rises to 0.5 from the valley, the inductor current is sampled and the obtained 
value is defined as I v C 1 . The value I v C 2 is sampled when the triangular signal v tri1 falls to 0.5 from the peak.
After finishing all the sampling actions, the multiloop control is performed at the controller time, and updates the two control signals at the valley of the triangular signal v tr i1 .
In the following paragraphs, the analysis is divided into two cases -
The illustrated waveforms for the voltage imbalance Δv C > 0 (i.e., v C 1 > v C 2 ) are plotted in Fig. 7 . Since the input ac voltage v s is time-varying, the voltage imbalance Δv C > 0 may be divided into two conditions-either Fig. 7(a) , and the inductor current i L is falling at the switching state 2. But the inductor current i L is rising at the switching state 2 in the other condition v C 1 > |v s | > v C 2 as plotted in Fig. 7(b) .
The illustrated waveforms for the voltage imbalance Figs. 8(a) and (b), respectively. It is noted that in Fig. 8(a) , the inductor current i L is falling at the switching state 3, but the current i L is rising at the switching state 3 in Fig. 8(b) .
Due to the waveform symmetry in Fig. 7 and Fig. 8 , the time t 1 between the instants of sampling the value I v C 1 and the turning-off instants of the gate signal GT 1 is equal to the time between the turning-on instants of the gate signal GT 1 and the instants of sampling the value I v C 2 . Therefore, the time t 1 can be expressed in terms of the control signal v cont1 
From Fig. 7 and Fig. 8 , the conducting time for the switching state 2 and the switching state 3 are (1 − v cont2 )T s and (1 − v cont1 )T s , respectively. The remaining time for switching state 1 is (v cont1 + v cont2 − 1)T s . Then, the average inductor voltage v L T s in the three-level boosting converter can be expressed as equation (9) at the bottom of the page.
Because of zero average inductor voltage in the steady-state condition, the rectified input voltage |v s | must be equal to
From Fig. 7 and Fig. 8 , the difference ΔI v C between two sampled values I v C 1 and I v C 2 can be expressed in terms of the time t 1
Substituting (8) and (10) into (11) obtains
By substituting (6) into (12), the expression ΔI v C in (12) can be rewritten as
Because the coefficient k 1 is always positive, the difference ΔI v C is proportional to the voltage imbalance (v C 2 − v C 1 ). It follows that the difference ΔI v C can be used to detect the voltage imbalance (v C 2 − v C 1 ) without directly sensing the capacitor voltages. 
In this case, the illustrated waveforms for the voltage im- Fig. 9(a) and (b) , respectively. In Fig. 9(a) , the inductor current i L is rising at the switching state 3, but the inductor current i L is falling at the switching state 3 in Fig. 9(b) .
The illustrated waveforms for the voltage imbalance Fig. 10(a) and Fig. 10(b) , respectively. It is noted that in Fig. 10(a) , the inductor current i L is rising at the switching state 2 due to |v s | > v C 2 , but the current i L is falling at the switching state 2 in Fig. 10(b 
Due to the symmetry, the time t 2 between the instants of sampling the value I v C 1 and the turning-off instants of the gate signal GT 1 can be expressed in terms of the control signal v cont1
From Fig. 9 and Fig. 10 , the conducting times for switching state 2 and switching state 3 are (v cont1 T s ) and (v cont2 T s ), respectively. The remaining times in a switching period T s for switching state 4 is (1 − v cont1 − v cont2 ) T s . The average inductor voltage v L T s in the three-level converters is the same as (9), equation (15) at the bottom of the page.
From Fig. 9 and Fig. 10 , the difference ΔI v C between two sampled values I v C 1 and I v C 2 can expressed in terms of the time
Substituting (10) and (14) into (16) obtains
By substituting (6) into (17), (17) can be rewritten as
(18) The coefficient k 2 may be either positive one or negative one. In order to force the coefficient k 2 positive, the denominator of (18) should be positive
It implies that the controller parameter K P should be located at the range
where v C 2,max is the maximum bottom capacitor voltage. Then, the difference ΔI v C would be proportional to the voltage im-
From (13) and (18) in both cases, the difference ΔI v C in both cases are proportional to the voltage imbalance (v C 2 − v C 1 ) via properly selecting the controller parameter K P , which implies that the difference ΔI v C obtained from the proposed SCVBC can be used to detect the voltage imbalance (v C 2 − v C 1 ) without directly sensing the capacitor voltages.
IV. SIMULATION
In this section, some simulation results of the three-level boosting converter are provided and the used parameters are tabulated in Table II . For the multiloop control in Fig. 1 , the parameters of the voltage controller are K P v = 0.1 and K I v = 5, and the parameters of the current controller are K P i = 0.02 and K I i = 10. From (20) , the range of the parameter K P must be between 0 and 0.1. Then, K P = 0.05 is selected with consideration of the inductance variation.
Two mismatched capacitances with C 1 = 2240 μF and C 2 = 1410 μF are used in the simulation. The capacitance-mismatch condition does not appear in the practical case, but the mismatched conditions are helpful for the demonstration of the proposed SCVBC.
A. Steady-State Response
The simulation results for the three-level boosting PFC converter at 300W and 600 W are plotted in Fig. 11 and Fig. 12 The obtained value ΔI v C approximates to zero in the steady state. The results show that the proposed SCVBC is able to achieve PFC function in the three-level boost converter without directly sensing capacitor voltages. 
B. Transient Response
In order to observe the transient response, the simulation results during load regulation are plotted in Fig. 13 . The output power changes from 300 to 600 W due to the change of the load resistance from 300 to 150 Ω. During the operation, the In addition, the bottom capacitor voltage v C 2 possesses larger voltage dip than the top capacitor voltage v C 1 , because that the capacitance C 2 is smaller than the other capacitance C 1 . The significant dip in the difference ΔI v C can also be found during the transient operation.
Both average capacitor voltages are finally equal to half voltage command 150 V, which also shows that the proposed SCVBC is able to detect the voltage imbalance and balance the capacitor voltages.
The other simulation results of the transient operation are provided in Fig. 14(a) where a 400 Ω resistor is suddenly connected the capacitor C 1 and then, removed from the capacitor C 1 . The zoomed waveforms are plotted in Fig. 14(b) .
The capacitor voltage v C 1 drops to 140 V in 0.1 s due to the connected resistor, and at the same time, the capacitor voltage v C 2 raises to 160 V due to the voltage control loop in the multiloop control.
It is noted that during the transient operation, the difference ΔI v C becomes positive when the capacitor voltage v C 2 is larger than the other capacitor voltage v C 1 . After the resistor is removed, both capacitor voltages are finally balanced.
Obviously, the provided simulation results show that the proposed SCVBC works well without directly sensing the capacitor voltages. 
V. EXPERIMENTAL RESULTS
The proposed SCVBC had been implemented in an FPGAbased system as shown in Fig. 15 . The nominal parameters are the same as those in Table II . The input current harmonics of the waveforms in Fig. 17 and Fig. 18 are listed in Table III where the limitations for the Class D in IEC-61000-3-2 standard are also provided for comparison. In the experiment, the yielded input current harmonics are below the IEC-61000-3-2 standard.
In order to observe the transient responses, the experimental waveforms during the load change from 300 to 600 W are plotted in Fig. 19 It can be found that the experimental results in Fig. 19 are similar to the simulation results in Fig. 13 . Therefore, the proposed SCVBC is able to balance voltages during the load regulation.
After connecting a resistor 400 Ω to the capacitor C 1 , the experimental results are shown in Fig. 20(a) and the zoomed waveforms are plotted in Fig. 20(b) . The resistor is removed from the capacitor after 0.1 s.
Due to the connected resistor across the capacitor C 1 , the capacitor voltage v C 1 drops quickly, and at the same time, the other capacitor voltage v C 2 rises in order to regulate the dcside voltage v d . After the resistor is removed, significant positive voltage imbalance (v C 2 − v C 1 ) > 0 exists and the sensed difference becomes positive ΔI v C > 0, too. It shows that the proposed difference signal ΔI v C is able to detect the voltage imbalance by sensing the inductor current. Then, the two capacitor voltages are finally balanced.
There are many examples that the load current is not constant, but pulsating, such as phase-shifted dc/dc converter, electronic ballasts. To evaluate the performance of the pulsating load current, an additional semiconductor switch is connected in series with the load resistor R L = 150 Ω. The additional switch switches with the same 20 kHz as the PFC switching frequency, and its duty ratio changes linearly from 100% to 10% to vary the Before PFC and SCVBC are applied, the capacitor voltages are not balanced due to the mismatched capacitances. The capacitor voltages turn to rise and finally become balanced after the PFC and the SCVBC are applied. Then, the equivalent load resistor R L changes linearly from 150 to 1500 Ω. The experimental waveforms with equivalent resistors 150, 300, and 1500 Ω are plotted in Fig. 21(b) , (c) and (d), respectively. Although the load current is pulsating, the PFC performances are still accepted.
The proposed SCVBC is developed based on the assumptions of ideal inductor and ideal capacitors. The provided experimental results show that the proposed SCVBC works well in the practical condition of nonzero inductor resistance and capacitor resistance.
The provided results also show that the proposed SCVBC cooperated with the multiloop interleaved control possesses the ability to achieve both the PFC function and the voltage balancing function without sensing any capacitor voltage even large difference between two capacitances exists. 
VI. CONCLUSION
In this paper, the SCVBC method for the three-level boosting PFC converter has been proposed. The proposed method shows that the voltage imbalance can be detected from sensing the inductor current by the proposed sampling/hold strategy. That is, it eliminates the need for extra sensors, reduces control complexity, and reduces the cost and size. The reduction of cost and size are the important contributions for PFC converters. The control method is implemented in an FPGA-based system, and all the provided results demonstrate the proposed method.
